



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/569,156	02/21/2006	William John Testin		7879
24498 7590 03/25/2008				
Joseph J. Laks				
Thomson Licensing LLC				
2 Independence Way, Patent Operations				
PO Box 5312				
PRINCETON, NJ 08543				
EXAMINER				
TAN, VIBOL				
ART UNIT		PAPER NUMBER		
2819				
MAIL DATE		DELIVERY MODE		
03/25/2008		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/569,156

Applicant(s)

TESTIN ET AL.

Examiner

Vibol Tan

Art Unit

2819

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 February 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-24 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SG/US)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, *the plurality of switches and the plurality of bus lines* must be shown or the feature(s) canceled from claims 10 and 16. No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 17-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 17, it is not clearly understood how the second device is operative in said first mode of operation and a second mode of operation. It also not clear how can the recited first resistor is electrically isolated from said first power supply during said second mode of operation and electrically connected to said first power supply during said second mode of operation. It appeared as the resistor is disconnected and connected to a power source during a same mode; and that can not be true.

Clarification is necessary.

Claim 18 is rejected in the same manner as claim 17.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 5, 6, 11 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Schutte (U. S. PAT. 5,689,196).

In claims 5 and 6, Schutte teaches all claimed features in Fig. 1, an apparatus comprising a switch (16) responsive to a first power supply voltage level (V2) wherein said switch electrically isolates a data bus (20) from a second power supply (V1) in a

first mode of operation (when the switch 16 is opened) and electrically connects said data bus to said second power supply in a second mode of operation (when the switch 16 is closed); wherein the switch is a transistor (16 is a transistor as seen).

Claims 11 and 12 correspond to detailed circuitry already discussed similarly with regard to claims 5 and 6.

6. Claims 5-7, 11-15 and 17-24 are rejected under 35 U.S.C. 102 (b) as being anticipated by Greeff ET al. (U. S. PAT. 6,356,106).

In claim 17, Greeff et al. teaches all claimed features in Figs. 1 and 2, a television signal processing apparatus having a first device (110a) operative in a first mode of operation (transmitting) and a second device (110b) operative a second mode of operation (receiving) wherein said first device and said second device are both connected to at least one data bus line (102) wherein said data bus line is connected to a first power supply (VTERM) via a first resistor (124) integrated within said first device (110a) and said data bus line is connected to a second power supply (VDD in Fig. 2) via a second resistor (224) integrated within said second device.

In claims 18-20 and 22-24, Greeff et al. further teaches the first transistor is electrically isolated from said first power supply (VTERM) during said second mode of operation by a switch (122); wherein the switch (122) is a transistor (as seen); wherein the switch is responsive to the first power supply (VTERM); wherein the switch is responsive to a control signal (termination enable); and wherein the said first device and said second device are integrated circuits (110a and 110b constitute integrated circuits).

In claim 21, Greeff et al. further teaches the apparatus of claim 18 wherein the switch is responsive to a third power supply (termination enable supplies a third power signal to a control terminal of 122).

Claims 5-9 correspond to detailed circuitry already discussed similarly with regard to claims 17-24.

Claims 11-15 correspond to detailed circuitry already discussed similarly with regard to claims 17-24.

Claim Rejections - 35 USC § 103

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Greeff et al. in view of Jordan (U. S. PAT. 5,336,948).

In claim 1, Greeff et al. teaches all claimed features in Figs. 1 and 2, an apparatus having a first mode of operation (terminating) and a second mode of operation (non-terminating) comprising: a data bus (102); a first power supply (Termination enable supply signal) operating in said first mode; a second power supply (VTERM) operating in said first mode; a third power supply operating (VDD in Fig. 2) in said first mode and said second mode; with the exception of teaching a transistor with a base, collector and emitter wherein said first power supply is electrically coupled to the base, the second power supply being electrically coupled to the collector, the signal line

being electrically coupled to the emitter and the third power supply being electrically coupled to the signal line wherein said transistor exhibits a conductive state during said first mode and exhibits a non conductive state during said second mode. However, Jordan teaches in Fig. 3, a transistor (Q1) with a base, collector and emitter wherein said first power supply (2.8V) is electrically coupled to the base, the second power supply (+V) being electrically coupled to the collector, the signal line (12) being electrically coupled to the emitter and the third power supply (the third power supply in 34) being electrically coupled to the signal line wherein said transistor (Q1) exhibits a conductive state during said first mode (terminating) and exhibits a non conductive state during said second mode (non-terminating).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Greeff et al. with the teaching of Jordan in order to provide active termination circuit on the devices instead of the bus, wherein the active termination circuit is selectively placed into the enable or the disable states.

In claims 2-4, Jordan further teaches the apparatus of claim 1 wherein the signal line (12) is connected to the emitter via a resistor (R3); wherein the resistor is located within a device (44); and wherein the device is an integrated circuit (44 constitutes an integrated circuit).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Vibol Tan/
Primary Examiner, Art Unit 2819